




# ★漫談一直困擾著FPGA板卡界的PCIe認卡問題 – PCIe system reset time ( 100ms)



- ① 泛指系統的電源由按下啟動Power Supply開關點.
- ② ③ 一般高階device都會有電源開關時序的問題,所以在這時間分別由大電開始轉小電所需時間,再則Chipset需要load Bios code時間,而FPGA需要初始化時間.
- ④ 這一段時間就是FPGA load Bin file的時間,但這段時間確實是可以被FPGA的設置所改變的.
  - a.依照選擇的flash,如SPI/QSPO/BPI/Xilinx ROM,顯而易見,Date bit越多的裝置會越快.
  - b.在constraint中設置FPGA輸出load code的CCLK速度,目前軟體能設的速度最快是66Mhz.
  - c.利用FPGA特定的IO PIN(EMCCLK)取代FPGA內部輸出的CCLK,這最快是120Mhz.
  - d.使用FPGA特有的【Partial Reconfiguration】或【Tadem feature】,先讓PCIe Core ready training,再第二階段的將user design載入FPGA.再則利用Xilinx 軟體設定壓縮,將Bin file變小也是一個方案(在此壓縮的定義並不是壓縮解壓縮的概念)
- ⑤ 這一段時間是FPGA作完CRC check後,需要一段時間去作IO/PLL/BRAM等原件的初始化時間.這時間一般需要ms的時間,基於FPGA的Utilization會有不同的時間,另外值得一提的DONE PIN的完成並不全然表示FPGA已經能正常運作了.
- ⑥ 在PCIe的規範中Chipset會在ready後的100ms開始scan system device,這段區間約為20ms



## Configuration Switching Characteristics

Table 71: Configuration Switching Characteristics

Symbol	Description	Speed Grade					Units
		1.0V		0.95V	0.9V		
T <sub>PL</sub> <sup>(1)</sup>	Program latency	-3	-2/-2LE	-1/-1M	-2LI	-2LE	ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on reset (50 ms ramp rate time)	5	5	5	5	5	
	Power-on reset (1 ms ramp rate time)	10/50	10/50	10/50	10/50	10/50	ms, Min/Max
T <sub>PROGRAM</sub>	Program pulse width	10/35	10/35	10/35	10/35	10/35	ms, Min/Max

EMCCLK	14	Multi-function	Input	External Master Configuration Clock Optional external clock input for running the configuration logic in a master mode (versus the internal configuration oscillator). See <a href="#">Setting Configuration Options in the Vivado Tools</a> , page 36 for more information.
				<ul style="list-style-type: none"> <li>For master modes: The FPGA can optionally switch to EMCCLK as the clock source, instead of the internal oscillator, for driving the internal configuration engine. The EMCCLK frequency can optionally be divided via a bitstream setting (ExtMasterCclk_en) and is forwarded for output as the master CCLK signal.</li> <li>For JTAG and slave modes: EMCCLK is ignored in the JTAG and slave modes and can be left unconnected.</li> </ul>

3

4

## 『Bin load code時間估算』

xxx.bin size<sup>若為25Mbit</sup>

CCLK rate<sup>設定為50Mhz</sup>

- SPI = ~500ms
- QSPI =  $25 \div 50 \div 4 = \sim 125\text{ms}$
- 2QSPI =  $25 \div 50 \div 8 = \sim 62\text{ms}$
- BPIx16 = ~31ms

Total configuration time:

EX: Tpor + load bin + startup sequence

$$30 + 125 + 10 = 160\text{ms}$$

※Xilinx pcie tandem bin file size ~11Mbit