@

Xilinx s ChipScope Pro t  >>  ‰ñŽå‘Išd <<    Demo .ZIP File

@

 ‚bhipScope Pro

@

@ChipScope ¥—RXilinxŠŠJᢓIˆê“…FPGA Debug“îé“H‹ï,‘´Œ÷”\‘Šác‰—Žs–Ê“Iç´S•ªÍ‹V

@”‡“…“îé“H‹ïŽù—v”z‡‚o‚b‚a㛉铓Iü˜H,“§‰ßJTEG›’dé“–Ú‘O“Iuåj‰ñ™B‰ñPCã,樎g—pŽÒ‰ÂˆÈ“¾’muåj¥”Û³Šm

@—R‰—‚b‚ˆ‚‰‚‚r‚ƒ‚‚‚…Œ÷”\‹­‘å,Ý”‡•sˆêˆê×É,Ý–{”Í—á’†,Žå—v¥›’PCBã“IˆêŒÂ‚W BITŽ‘—¿‰ñ™B

 

@

@

@

@ISE Simulation

@

 @”‡¥‘ªŽŽ”Í—á’†“I–Í‹[Œ‹‰ÊBBB¿™Òڔ͗á

 

@

@

@

@•àé…(1)

@

@Ý—~Žg—pChipscopeŒ÷”\’†“IProjectVúˆêŒÂsource

@

@

@

@•àé…(2)

@

@‘I¢‚b‚ˆ‚‰‚‚r‚ƒ‚‚‚…@‚c‚…‚†‚‰‚Ž‚‰‚”‚‰‚‚Ž@‚‚Ž‚„@‚b‚‚ނނ…‚ƒ‚”‚‰‚‚Ž@‚e‚‰‚Œ‚…@•ÀŽæˆêŒÂV“I–¼âiBB

@

@

@

@

@•àé…(3)

@

@‘I¢—v›’‚b‚ˆ‚‰‚‚r‚ƒ‚‚‚…—vŒš\Ý哪ˆêŒÂ‚l‚‚„‚•‚Œ‚…

@

@

@

@•àé…(4)

@

@Vú‘I€Œ‹‘©Œã,˜ðoŒ»ˆêŒÂŠm”FŽ‹âx.”@‰ÊŸ“—L‘èAˆÂ‰ºˆê步

@

@

@

@•àé…(5)

@

@‰ñ“ž‚h‚r‚d@‚m‚‚–‚‰‚‡‚‚”‚‚’˜ðᢌ»Ý‚r‚‚•‚’‚ƒ‚…Ž‹âx’†oˆêŒÂ內—e@

@

@

@

@•àé…(6)

@

@êy‘I„ËŒš—§“I‚b‚ˆ‚‰‚‚r‚ƒ‚‚‚…檔ˆÄi.cdcj,‰ÂˆÈi“üÝ’è“IŽ‹âx.—LŽž”‡ŒÂ步é…˜ð‰Ô‘½ˆêêy“IŽžŠÔ,•s—vˆÈˆ×¥ác‹@..@@.

@

@

@

@

@

@•àé…(7)

@

@挚—§ˆêŒÂ ILA Unit ”@š¤Ž¦

@

@

@

@

@•àé…(8)

@

@”@š¤Ž¦˜ðoŒ»ˆêŒÂVú“IyILAz,Ä‘I¢Žù—vŠôŒÂTrigger‹yData Port ˜a@Type

@

@

@

@

@

@•àé…(9)

@

@‚s‚’‚‰‚‡‚‡‚…‚’“I內—e‰ÂˆÈÝ’è每ŒÂ‚o‚‚’‚”’†Žù—vŠôªuåj

@‘I¢•s“¯“IType˜ðŒ»•s“¯“ITrigger Vaule ”@š¤Ž¦

@

@

@•àé…10)

@

@@

@

@

@

@

@y‰ºˆê•Åz

@